

**SODIMM DDR4 3200 16GB**

**Datasheet**

**(SQR-SD4N16G3K2HNDE)**

## Features:

- **Compliance with**
  - JEDEC Standard 288-pin Unbuffered Dual In-line Memory Module
  - Intend for PC4-25600 application
  - Backward compatible with PC4-23400 and PC4-21333
  - Bi-Directional Differential Data Strobe
  - 8 Bit pre-fetch
  - 16 Internal banks
  - Bank Grouping is applied, and CAS to CAS latency (tCCD\_L, tCCD\_S) for the banks in the same or different bank group accesses are available
  - Fixed burst chop (BC) of 4 and burst length (BL) of 8 via the MRS
  - On-Die Termination (ODT)
  - On-Board EEPROM with thermal sensor
  - Internal Vref DQ level generation is available
  - RoHS and Halogen free
  - Golden connector
- **SDRAM Configuration:**
  - SK Hynix DDR4 8Gb 1Gx8
- **Capacities**
  - 16GB 2Gbx64 2 Rank
- **Performance**
  - DDR4-3200 PC4-25600 CL22
  - DDR4-2933 PC4-23400 CL21
  - DDR4-2666 PC4-19200 CL19
- **DRAM Type**
  - DDR4 SODIMM
- **Temperature ranges**

Operating:

  - Standard: 0°C to 85°C

Storage:

  - -50°C to 100°C
- **Supply voltage**
  - VDD=VDDQ=1.2 Volt (TYP)
  - VPP=2.5 Volt (TYP)
  - VDDSPD=2.25V~3.6V
- **Operation Current**
  - Active mode(max):  
16GB: 2.14 A  
(TCASE: 0°C to 95°C)
- **Form factor**
  - DDR4 260 Pin SODIMM
- **Certification and Compliance**
  - RoHs
  - REACH
  - CE
  - FCC

## Revision History:

Rev.	Description	Date
1.0	Official release	2021/03/15

## CONTENTS

<b>1. ADVANTECH Memory Product Description</b> .....	<b>- 4 -</b>
1.1 Introduction .....	- 4 -
1.2 Key Parameter .....	- 4 -
1.3 Ordering Information .....	- 4 -
1.4 ADVANTECH Value Added Service .....	- 4 -
<b>2. ADVANTECH Memory Module Block Diagram</b> .....	<b>- 5 -</b>
<b>3. Environment Requirement</b> .....	<b>- 6 -</b>
3.1. ADVANTECH DIMM Parameter .....	- 6 -
3.2. SDARM parameter by device density .....	- 6 -
<b>4. Absolute Maximum Rating</b> .....	<b>- 6 -</b>
4.1. Module Absolut Maximum Rating .....	- 6 -
4.2. SDRAM Absolut Maximum Rating .....	- 7 -
<b>5. Pin Configurations (Front side/Back side)</b> .....	<b>- 8 -</b>
5.1. DDR4 SODIMM Pin Assignment .....	- 8 -
5.2. Pin Description .....	- 9 -
<b>6. ADVANTECH SDRAM Operation Condition</b> .....	<b>- 10 -</b>
<b>7. Operating, Standby and Refresh Currents</b> .....	<b>- 11 -</b>
<b>8. Serial Presence Detect</b> .....	<b>- 16 -</b>
- <b>SQR-SD4N16G3K2HNDE</b> .....	<b>- 16 -</b>
<b>9. Package Dimension</b> .....	<b>- 20 -</b>
<b>10. Reliability Specifications</b> .....	<b>- 21 -</b>
10.1. Environmental Conditions .....	- 21 -

## 1. ADVANTECH Memory Product Description

### 1.1 Introduction

ADVANTECH Unbuffered Small Outline DDR4 SDRAM DIMMs (Unbuffered Small Outline Double Data Rate Synchronous DRAM Dual In-Line Memory Modules) are low power, high-speed operation memory modules that use DDR4 SDRAM devices. These DDR4 SDRAM Unbuffered Small Outline DIMMs are intended for use as main memory when installed in systems such as micro servers and mobile personal computers.

### 1.2 Key Parameter

Industry Nomenclature	Data Rate MT/s			tRCD	tRP	tRAS	tRC
	CL=19	CL=21	CL=22	(ns)	(ns)	(ns)	(ns)
PC4-25600	2666	2933	3200	13.75	13.75	32	47.0


### 1.3 Ordering Information

DDR4 SODIMM					
Part Number	Density	Speed	DIMM Organization	Number of DRAM	Number of rank
SQR-SD4N16G3K2HNDE	16GB	PC4-25600	2Gbx64	16	2

### 1.4 ADVANTECH Value Added Service

## 2. ADVANTECH Memory Module Block Diagram

- DDR4,16GB, 1Gbx8 base, 2Rank



Note:

1. ZQ resistors are  $240 \Omega \pm 1\%$ . For all other resistor values refer to the appropriate wiring diagram.
2. See the Net Structure diagrams for all resistors associated with the command, address and control bus.
3. TEN Pin of SDRAMs is tied to VSS

### 3. Environment Requirement

#### 3.1.ADVANTECH DIMM Parameter

ADVANTECH DIMM are intended for use in standard office environments that have limited capacity for heating and air conditioning.

Symbol	Parameter	Rating	Units	Notes
T <sub>OPR</sub>	Operating Temperature (ambient)	0 to +85	°C	1
T <sub>STG</sub>	Storage Temperature	-50 to +100	°C	
H <sub>OPR</sub>	Operating Humidity (relative)	10 to 90	%	
H <sub>STG</sub>	Storage Humidity (without condensation)	5 to 95	%	
P <sub>BAR</sub>	Barometric Pressure (operating& storage)	105 to 69	K Pascal	1,2

1. The component maximum case temperature (T<sub>case</sub>) shall not exceed the value specified in the DDR4 DRAM component specification.  
2. Up to 9850 ft.

#### 3.2.SDARM parameter by device density

RTT_Nom Setting	Parameter	4Gb	Units
tREFI	Average periodic refresh interval	0°C ≤ T <sub>CASE</sub> ≤ 85°C	7.8 μs
		85°C ≤ T <sub>CASE</sub> ≤ 95°C	3.9 μs

### 4. Absolute Maximum Rating

#### 4.1.Module Absolut Maximum Rating

Symbol	Parameter	Rating	Units	Notes
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage on I/O pins relative to V <sub>ss</sub>	-0.4 to 1.5	V	
V <sub>DD</sub>	Voltage on VDD supply relative to V <sub>ss</sub>	-0.4 to +1.5	V	1
V <sub>DDQ</sub>	Voltage on VDDQ supply relative to V <sub>ss</sub>	-0.4 to +1.5	V	1
V <sub>PP</sub>	Voltage on VPP supply relative to V <sub>ss</sub>	-0.4 to +3.0	V	2

Note:

- VDDQ tracks with VDD; VDDQ and VDD are tied together.
- VPP must be greater than or equal to VDD at all times.

## 4.2.SDRAM Absolut Maximum Rating

Symbol	Parameter		Rating	Units	Note
T <sub>OPER</sub>	Operation Temperature	Normal Operating Temp.	0 to 85	°C	1,2
		Extended Temp.(optional)	85 to 95	°C	1,3
T <sub>STG</sub>	Storage Temperature		-55 to 100	°C	4,5
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage on any pins relative to V <sub>ss</sub>		-0.3 to +1.5	v	4
V <sub>DD</sub>	Voltage on VDD supply relative to V <sub>ss</sub>		-0.3 to +1.5	v	4,6
V <sub>DDQ</sub>	Voltage on VDDQ supply relative to V <sub>ss</sub>		-0.3 to +1.5	v	4,6

**Note:**

- Operating Temperature T<sub>OPER</sub> is the case surface temperature on the center / top side of the DRAM. For measurement conditions, please refer to the JEDEC document JESD51-2.
- The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0 to 85 °C under all operating conditions.
- Some applications require operation of the DRAM in the Extended Temperature Range between 85 °C and 95 °C case temperature. Full specifications are supported in this range, but the following additional conditions apply:
  - Refresh commands must be doubled in frequency, therefore reducing the Refresh interval t<sub>REFI</sub> to 3.9 μs. It is also possible to specify a component with 1X refresh (t<sub>REFI</sub> to 7.8 μs) in the Extended Temperature Range. Please refer to supplier data sheet and/or the DIMM SPD for option availability.
  - If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 0b and MR2 A7 = 1b) or enable the optional Auto Self-Refresh mode (MR2 A6 = 1b and MR2 A7 = 0b). Please refer to the supplier data sheet and/or the DIMM SPD for Auto Self-Refresh option availability, Extended Temperature Range support and t<sub>REFI</sub> requirements in the Extended Temperature Range.
- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
- V<sub>DD</sub> and V<sub>DDQ</sub> must be within 300 mV of each other at all times and V<sub>REF</sub> must be not greater than 0.6 x V<sub>DDQ</sub>, When V<sub>DD</sub> and V<sub>DDQ</sub> are less than 500 mV; V<sub>REF</sub> may be equal to or less than 300 mV

## 5. Pin Configurations (Front side/Back side)

### 5.1.DDR4 SODIMM Pin Assignment

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	VSS	2	VSS	67	DQ29	68	VSS	133	A1	134	EVENT_n/NF	199	DM5_n/ DBI5_n	200	DQS5_t
3	DQ5	4	DQ4	69	VSS	70	DQ24	135	VDD	136	VDD	201	VSS	202	VSS
5	VSS	6	VSS	71	DQ25	72	VSS	137	CK0_t	138	CK1_n/NF	203	DQ46	204	DQ47
7	DQ1	8	DQ0	73	VSS	74	DQS3_c	139	CK0_c	140	CK1_c/NF	205	VSS	206	VSS
9	VSS	10	VSS	75	DM3_n/ DMI3_n	76	DQS3_t	141	VDD	142	VDD	207	DQ42	208	DQ43
11	DQS0_c	12	DM0_n/ DMI0_n	77	VSS	78	VSS	143	PARITY	144	A0	209	VSS	210	VSS
13	DQS0_t	14	VSS	79	DQ30	80	DQ31	145	BA1	146	A10/AP	211	DQS2	212	DQS3
15	VSS	16	DQ6	81	VSS	82	VSS	147	VDD	148	VDD	213	VSS	214	VSS
17	DQ7	18	VSS	83	DQ26	84	DQ27	149	CS0_n	150	BA0	215	DQ49	216	DQ48
19	VSS	20	DQ2	85	VSS	86	VSS	151	WE_n/ A14	152	RAS_n/ A16	217	VSS	218	VSS
21	DQ3	22	VSS	87	CB5/NC	88	CB4/NC	153	VDD	154	VDD	219	DQS6_c	220	DM6_n/ DBI6_n
23	VSS	24	DQ12	89	VSS	90	VSS	155	ODT0	156	CAS_n/ A15	221	DQS6_t	222	VSS
25	DQ13	26	VSS	91	CB1/NC	92	CB0/NC	157	CS1_n	158	A13	223	VSS	224	DQS4
27	VSS	28	DQ8	93	VSS	94	VSS	159	VDD	160	VDD	225	DQS5	226	VSS
29	DQ9	30	VSS	95	DQS8_c	96	DM8_n/ DBI8_n/NC	161	ODT1	162	C0/ CS2_n/NC	227	VSS	228	DQS0
31	VSS	32	DQS1_c	97	DQS8_t	98	VSS	163	VDD	164	VREFCA	229	DQS1	230	VSS
33	DM1_n/DBI1_n	34	DQS1_t	99	VSS	100	CB6/NC	165	C1, CS3_n/ NC	166	SA2	231	VSS	232	DQ60
35	VSS	36	VSS	101	CB2/NC	102	VSS	167	VSS	168	VSS	233	DQ61	234	VSS
37	DQ15	38	DQ14	103	VSS	104	CB7/NC	169	DQ37	170	DQ36	235	VSS	236	DQS7
39	VSS	40	VSS	105	CB3/NC	106	VSS	171	VSS	172	VSS	237	DQS6	238	VSS
41	DQ10	42	DQ11	107	VSS	108	RESET_n	173	DQ33	174	DQ32	239	VSS	240	DQS7_c
43	VSS	44	VSS	109	CKE0	110	CKE1	175	VSS	176	VSS	241	DM7_n/ DBI7_n	242	DQS7_t
45	DQ21	46	DQ20	111	VDD	112	VDD	177	DQS4_c	178	DM4_n/ DBI4_n	243	VSS	244	VSS
47	VSS	48	VSS	113	BG1	114	ACT_n	179	DQS4_t	180	VSS	245	DQ62	246	DQ63
49	DQ17	50	DQ16	115	BG0	116	ALERT_n	181	VSS	182	DQ39	247	VSS	248	VSS
51	VSS	52	VSS	117	VDD	118	VDD	183	DQ38	184	VSS	249	DQS8	250	DQS9
53	DQS2_c	54	DM2_n/ DBI2_n	119	A12	120	A11	185	VSS	186	DQ35	251	VSS	252	VSS
55	DQS2_t	56	VSS	121	A9	122	A7	187	DQ34	188	VSS	253	SCL	254	SDA
57	VSS	58	DQ22	123	VDD	124	VDD	189	VSS	190	DQ45	255	VDDSPD	256	SA0
59	DQ23	60	VSS	125	A8	126	A5	191	DQ44	192	VSS	257	VPP	258	VTT
61	VSS	62	DQ18	127	A6	128	A4	193	VSS	194	DQ41	259	VPP	260	SA1
63	DQ19	64	VSS	129	VDD	130	VDD	195	DQ40	196	VSS				
65	VSS	66	DQ28	131	A3	132	A2	197	VSS	198	DQS5_c				

Note:  
1. NC = No Connect, RFU = Reserved for Future Use  
2. Address A17 is only valid for 16 Gb x4 based SDRAMs.  
3. RAS\_n is a multiplexed function with A16.  
4. CAS\_n is a multiplexed function with A15.  
5. WE\_n is a multiplexed function with A14.  
6. CBx are available for ECC function

## 5.2.Pin Description

Pin Name	Description	Pin Name	Description
A0-A16	SDRAM address bus	SCL	I <sup>2</sup> C serial bus clock for SPD/TS
BA0, BA1	SDRAM bank select	SDA	I <sup>2</sup> C serial bus data line for SPD/TS
BG0, BG1	SDRAM bank group select	SA0-SA2	I <sup>2</sup> C slave address select for SPD/TS
RAS <sub>n</sub> <sup>1</sup>	SDRAM row address strobe	PARITY	SDRAM parity input
CAS <sub>n</sub> <sup>2</sup>	SDRAM column address strobe	VDD	SDRAM I/O & core power supply
WE <sub>n</sub> <sup>3</sup>	SDRAM write enable	VPP	SDRAM activating power supply
CS0 <sub>n</sub> , CS1 <sub>n</sub> , CS2 <sub>n</sub> , CS3 <sub>n</sub>	Rank Select Lines	C0, C1	Chip ID lines for 3DS components
CKE0, CEK1	SDRAM clock enable lines	VREFCA	SDRAM command/address reference supply
ODT0, ODT1	SDRAM on-die termination control lines	VSS	Power supply return (ground)
ACT <sub>n</sub>	SDRAM activate	VDDSPD	Serial SPD/TS positive power supply
DQ0-DQ63	DIMM memory data bus	ALERT <sub>n</sub>	SDRAM ALERT <sub>n</sub>
CB0-CB7	DIMM ECC check bits		
DQS0 <sub>t</sub> -DQS8 <sub>t</sub>	SDRAM data strobes (positive line of differential pair)	RESET <sub>n</sub>	Set SDRAMs to a Known State
DQS0 <sub>c</sub> -DQS8 <sub>c</sub>	SDRAM data strobes (negative line of differential pair)	EVENT <sub>n</sub>	SPD signals a thermal event has occurred
DM0 <sub>n</sub> -DM8 <sub>n</sub> , DBI0 <sub>n</sub> -DBI8 <sub>n</sub>	SDRAM data masks/data bus inversion (x8-based x72 DIMMs)	VTT	Termination supply for the Address, Command and Control bus
CK0 <sub>t</sub> , CK1 <sub>t</sub>	SDRAM clocks (positive line of differential pair)	NC	No connection
CK0 <sub>c</sub> , CK1 <sub>c</sub>	SDRAM clocks (negative line of differential pair)		

1. RAS<sub>n</sub> is a multiplexed function with A16.
2. CAS<sub>n</sub> is a multiplexed function with A15.
3. WE<sub>n</sub> is a multiplexed function with A14.

## 6. ADVANTECH SDRAM Operation Condition

Symbol	Parameter	Min	Nom	Max	Units	Notes
VDD	Supply Voltage	1.14	1.2	1.26	V	1
VPP	DRAM activating power supply	2.375	2.5	2.75	V	2
VREFCA(DC)	Input reference voltage command/address bus	0.49 x VDD	0.5 x VDD	0.51 x VDD	V	3
IVTT	Termination reference voltage (DC) –command/address bus	-750	-	750	mA	
VTT	Termination Voltage	0.49 x VDD - 20mV	0.5 x VDD	0.51 x VDD + 20mV	V	4
II	Input leakage current; any input excluding ZQ; 0V < VIN < 1.1V	-2.0	-	2.0	μA	5
II/O	DQ leakage; 0V < Vin < VDD	-4.0	-	4.0	μA	5
IOzpd	Output leakage current; VOUT = VDD; DQ is disabled	-	-	5.0	μA	5,6
IOzpu	Output leakage current; VOUT =VSS; DQ and ODT are disabled; ODT is disabled with ODT input HIGH	VREF + 0.125	-	VDDQ + 0.3	μA	1
IOzpd	VREFCA leakage; VREFCA = VDD/2 (after DRAM is initialized)	-2.0	-	2.0	μA	5

**Note:**

- VDDQ tracks with VDD; VDDQ and VDD are tied together.
- VPP must be greater than or equal to VDD at all times.
- VREFCA must not be greater than 0.6 x VDD. When VDD is less than 500mV, VREF may be less than or equal to 300mV.
- VTT termination voltages in excess of the specification limit adversely affect the voltage margins of command and address signals and reduce timing margins.
- Multiply by the number of DRAM die on the module.
- Tied to ground. Not connected to edge connector.

## 7. Operating, Standby and Refresh Currents

- 16GB SODIMM(2Rank 1Gbx8 DDR4 SDRAMs)

Symbol	Proposed Conditions	Value		Units
		IDD Max.	IPP Max.	
IDD0	Operating One Bank Active-Precharge Current (AL=0)CKE: High; External clock: On; tCK, nRC, nRAS, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: Highbetween ACT and PRE; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: VDDQ; DM_n:stable at 1; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2,... ; Output Buffer and RTT: Enabled in Mode Registers2;ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern	498	68	mA
IDD0A	Operating One Bank Active-Precharge Current (AL=CL-1) AL = CL-1, Other conditions: see IDD0	499	-	mA
IDD1	Operating One Bank Active-Read-Precharge Current (AL=0)CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: Highbetween ACT, RD and PRE; Command, Address, Bank Group Address, Bank Address Inputs, Data IO: partially toggling; DM_n: stableat 1; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2,... ; Output Buffer and RTT: Enabled in Mode Registers2; ODTSignal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern	559	75	mA
IDD1A	Operating One Bank Active-Read-Precharge Current (AL=CL-1) AL = CL-1, Other conditions: see IDD1	584	-	mA
IDD2N	Precharge Standby Current (AL=0)CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheetfor detail pattern	446	55	mA
IDD2NA	Precharge Standby Current (AL=CL-1) AL = CL-1, Other conditions: see IDD2N	448	-	mA

IDD2NT	Precharge Standby ODT Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: VSSQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: toggling according ; Pattern Details: Refer to Component Datasheet for detail pattern	524	-	mA
IDD2NL	Precharge Standby Current with CAL enabled Same definition like for IDD2N, CAL enabled3	310	-	mA
IDD2NG	Precharge Standby Current with Gear Down mode enabled Same definition like for IDD2N, Gear Down mode enabled3	444	-	mA
IDD2ND	Precharge Standby Current with DLL disabled Same definition like for IDD2N, DLL disabled3	427	-	mA
IDD2N_par	Precharge Standby Current with CA parity enabled Same definition like for IDD2N, CA parity enabled3	450	-	mA
IDD2P	Precharge Power-Down Current CKE: Low; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL:0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0	298	50	mA
IDD2Q	Precharge Quiet Standby Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0	380	-	mA
IDD3N	Active Standby Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern	476	216	mA

IDD3NA	Active Standby Current (AL=CL-1) AL = CL-1, Other conditions: see IDD3N	476	-	mA
IDD3P	Active Power-Down Current CKE: Low; External clock: On; tCK, CL: sRefer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0	362	214	mA
IDD4R	Operating Burst Read Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: seamless read data burst with different data between one burst and the next one according ; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,... ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern	1150	161	mA
IDD4RA	Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R	1176	-	mA
IDD4RB	Operating Burst Read Current with Read DBI Read DBI enabled <sup>3</sup> , Other conditions: see IDD4R	1164	-	mA
IDD4W	Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: seamless write data burst with different data between one burst and the next one ; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,... ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern	1135	160	mA
IDD4WA	Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W	1176	-	mA
IDD4WB	Operating Burst Write Current with Write DBI Write DBI enabled <sup>3</sup> , Other conditions: see IDD4W	1063	-	mA

IDD4WC	Operating Burst Write Current with Write CRC Write CRC enabled <sup>3</sup> , Other conditions: see IDD4W	1111	-	mA
IDD4W_par	Operating Burst Write Current with CA Parity CA Parity enabled <sup>3</sup> , Other conditions: see IDD4W	1309	-	mA
IDD5B	Burst Refresh Current (1X REF) CKE: High; External clock: On; tCK, CL, nRFC: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between REF; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every nRFC ; Output Buffer and RTT: Enabled in Mode Registers <sup>2</sup> ; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern	1778	448	mA
IDD5F2	Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B	1344	302	mA
IDD5F4	Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B	1214	264	mA
IDD6N	Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal <sup>4</sup> ; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers <sup>2</sup> ; ODT Signal: MIDLEVEL	301	82	mA
IDD6E	Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended <sup>4</sup> ; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers <sup>2</sup> ; ODT Signal: MID-LEVEL	414	111	mA

IDD6R	<p>Self-Refresh Current: Reduced Temperature Range</p> <p>TCASE: 0 - TBD (~-35-45)°C; Low Power Array Self Refresh (LP ASR) : Reduced4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW;</p> <p>CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address,</p> <p>Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MID-LEVEL</p>	194	66	mA
IDD6A	<p>Auto Self-Refresh Current</p> <p>TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Auto4;Partial Array Self-Refresh (PASR): Full Array; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Auto Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MID-LEVEL</p>	414	111	mA
IDD7	<p>Operating Bank Interleave Read Current</p> <p>CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, nRRD, nFAW, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: CL-1; CS_n: High between ACT and RDA; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; DataIO: read data bursts with different data between one burst and the next one ; DM_n: stable at 1; Bank Activity: two times interleaved cycling through banks (0, 1, ...7) with different addressing; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern</p>	1275	155	mA
IDD8	Maximum Power Down Current TBD	157	52	mA

## 8. Serial Presence Detect

-SQR-SD4N16G3K2HNDE

Byte	Description	Function support	Byte Value (Hexadecimal)
0	SPD BYTES USE/TOTAL BYTES AVAILABLE/CRC COVERAGE	SPD Bytes Used : 384 / SPD Bytes Total : 512	23
1	SPD REVISION	Rev 1.1	11
2	DRAM DEVICE TYPE	DDR4 SDRAM	0C
3	MODULE TYPE (FORM FACTOR)	SODIMM	03
4	SDRAM DEVICE DENSITY BANKS	4GB/4BK/8Gb	85
5	SDRAM DEVICE ADDRESSING	16/10	21
6	SDRAM DEVICE TYPE (ARCHITECTURE)	SDP	00
7	SDRAM DEVICE OPTIONAL FEATURES	Unlimited MAC	08
8	SDRAM DEVICE THERMAL REFRESH OPTIONS	Reserved	00
9	OTHER SDRAM OPTIONAL FEATURES	hPPR, sPPR supported	60
10	SECONDARY SDRAM PACKAGE TYPE	Blank	00
11	NOMINAL MODULE VOLTAGE (VDD)	1.2V	03
12	MODULE ORG. (PACKAGE RANKS DEVICE WIDTH)	2Rx8	09
13	MODULE MEMORY BUS WIDTH	LP/x64	03
14	MODULE THERMAL SENSOR SUPPORT	Thermal sensor supported	80
15	EXTENDED MODULE TYPE	Blank	00
16	BYTE 16 RESERVED	Blank	00
17	TIMEBASES (MTB FTB)	MTB : 125ps, FTB : 1ps	00
18	SDRAM DEVICE TCKMIN	0.625ns	05
19	SDRM DEVICE TCKMAX	1.6ns	0D
20	CL7 THROUGH CL14 SUPPORT	14, 13, 12, 11, 10	F8
21	CL15 THROUGH CL22 SUPPORT	22, 21, 20, 19, 18, 17, 16, 15	FF
22	CL23 THROUGH CL30 SUPPORT	24, 23	02
23	CL31 THROUGH CL36 SUPPORT-CL RNG		00

24	MIN CAS LATENCY (TAAMIN)	13.75ns	6E
25	MIN RAS TO CAS DELAY (TRCDMIN)	13.75ns	6E
26	MIN ROW PRECHARGE DELAY (TRPMIN)	13.75ns	6E
27	UPPER NIBBLE TRASMIN, TRCMIN	32ns / 45.75ns	11
28	MIN ACTIVE TO PRECHARGE DELAY (TRASMIN) LSB	32ns	00
29	MIN ACTIVE TO ACTIVE/REFRESH DELAY (TRCMIN) LSB	45.75ns	6E
30	MIN REFRESH RECOVERY DELAY (TRFC1MIN) LSB	350ns	0F
31	MIN REFRESH RECOVERY DELAY (TRFC1MIN) MSB	350ns	0A
32	MIN REFRESH RECOVERY TIME DELAY (TRFC2MIN) LSB	260ns	20
33	MIN REFRESH RECOVERY DELAY (TRFC2MIN) MSB	260ns	08
34	DDR4-MIN REFRESH RECOVERY DELAY (TRFC4MIN) LSB	160ns	00
35	MIN REFRESH RECOVERY DELAY (TRFC4MIN) MSB	160ns	05
36	MIN FOUR ACTIVE WINDOW DELAY (TFAWMIN) UPPER NIB	13ns	00
37	MIN FOUR ACTIVE WINDOW DELAY (TFAWMIN) LSB		50
38	MIN ACTIVE TO ACTIVE DELAY (TRRD_SMIN) DIFRNT BANK GRP		14
39	MIN ACTIVE TO ACTIVE DELAY (TRRD_LMIN) SAME BANK GRP	4.90ns	28
40	MIN CAS TO CAS DELAY, SAME BG (TCCDLMIN)	5.0ns	28
41	TWRMIN MSB	15ns	00
42	TWRMIN LSB	15ns	78
43	TWTR_LMIN/TWTR_SMIN - MSB (UPPER NIBLS)	2.5ns/7.5ns	00
44	TWTR_SMIN - LSB	2.5ns	14
45	TWTR_LMIN - LSB	7.5ns	3C
46-59	RESERVED BYTES 46 - 59	Blank	00
60	DDR4-BIT MAP, DQ0 - 3	DQ0-3	0B
61	DDR4-BIT MAP, DQ4 - 7	DQ4-7	2B
62	DDR4-BIT MAP, DQ8 - 11	DQ8-11	0C
63	DDR4-BIT MAP, DQ12 - 15	DQ12-15	2B

64	DDR4-BIT MAP, DQ16 - 19	DQ16-19	2B
65	DDR4-BIT MAP, DQ20 - 23	DQ20-23	0B
66	DDR4-BIT MAP, DQ24 - 27	DQ24-27	16
67	DDR4-BIT MAP, DQ28 - 31	DQ28-31	36
68	DDR4-BIT MAP, CB0 - 3	CB0-3	00
69	DDR4-BIT MAP, CB4 - 7	CB4-7	00
70	DDR4-BIT MAP, DQ32 - 35	DQ32-35	15
71	DDR4-BIT MAP, DQ36 - 39	DQ36-39	2C
72	DDR4-BIT MAP, DQ40 - 43	DQ40-43	0B
73	DDR4-BIT MAP, DQ44 - 47	DQ44-47	35
74	DDR4-BIT MAP, DQ48 - 51	DQ48-51	16
75	DDR4-BIT MAP, DQ52 - 55	DQ52-55	36
76	DDR4-BIT MAP, DQ56 - 59	DQ56-59	16
77	DDR4-BIT MAP, DQ60 - 63	DQ60-63	36
78-116	RESERVE BYTES 78 - 116	Blank	00
117	FTB OFFSET - TCCDLMIN	5.0ns	00
118	FTB OFFSET - TRRD_LMIN	4.90ns	9C
119	FTB OFFSET - TRRD_SMIN	3ns	00
120	FTB OFFSET - TRCMIN	45.75ns	00
121	FTB OFFSET - TRPMIN	13.75ns	00
122	FTB OFFSET - TRCDMIN	13.75ns	00
123	FTB OFFSET - TAAMIN	13.75ns	00
124	FTB OFFSET - TCKMAX	1.6ns	E7
125	FTB OFFSET - TCKMIN	0.75ns	00
126-127	CRC FOR BYTES 0 - 125, BASE CONFIG	CRC cover 0~125 byte	E0 BF
128	RAW CARD EXT. AND MODULE NOM. HEIGHT	30.00	0F
129	MODULE MAX THICKNESS	1.2/1.2	11
130	RAW CARD ID	E1	24

131	UDIMM ADDRESS MAPPING - RDIMM MODULE ATTRIBUTES	Mirrored	01
132	RDIMM HEAT SPREADER SOLUTION	Blank	00
133	RDIMM REGISTER MFR. ID (LSB)	Blank	00
134	REGISTER MFR. ID (MSB)	Blank	00
135	REGISTER REVISION NUMBER	-	00
136	REGISTER ADDRESS MAPPING	Blank	00
137	REG OUTPUT DRIVE FOR CONTROL	Blank	00
138	REG OUTPUT DRIVE FOR CLOCK	Blank	00
139-253	RESERVE BYTES 139 - 253	Blank	00
254-255	CRC FOR MODULE SPECIFIC BYTES 128-253	CRC cover 128~253 byte	55 23
256-319	BYTES 256 - 319 RESERVED	Blank	00
320	MODULE MFR. ID CODE (LSB)	ADVANTECH	8A
321	MODULE MFR. ID CODE (MSB)	ADVANTECH	C8
322	MODULE MFR. LOCATION	Taiwan	02
323-324	MODULE MFR. DATE	-	-
325-328	MODULE SERIAL NUMBER		-
329-348	MODULE PART NUMBER	SQR-SD4N16G3K2HNDE	53 51 52 2D 53 44 34 4E 31 36 47 33 4B 32 48 4E 44 45 20 20
349	MODULE PCB REV		00
350	DRAM MFR. ID CODE (LSB)	HYNIX	80
351	DRAM MFR. ID CODE (MSB)	HYNIX	AD
352	DEVICE DIE REV (PART MARKING)	Undefined	00
353-383	BYTES 353 - 383 RESERVED		-
384-511	BYTES 384-511 END USER RESERVED	Blank	00



**10. Reliability Specifications****10.1. Environmental Conditions**

Environment	Specification
Storage Temperature	-50°C ~ +100°C
Operating Temperature	0°C to 85°C (Standard)